Broadwell (microarchitecture)
Intel processor family

Broadwell (previously Rockwell) is an CPU microarchitecture designed by Intel, based on the x86-64 instruction set. As a "tick" generation of the company's tick–tock model, Broadwell is a die shrink of its predecessor, Haswell, manufactured with the newer 14 nm FinFET process node. Broadwell-based products are marketed as the fifth generation Core, v4-suffixed Xeon, and various models of Pentium and Celeron. Like some of the previous tick-tock iterations, Broadwell did not completely replace the full range of Haswell CPUs, as there were no low-end desktop CPUs based on Broadwell. The microarchitecture also introduced the Core M processor branding for the first time.
Broadwell's H and C variants are used in conjunction with Intel 9 Series chipsets (Z97, H97 and HM97), in addition to retaining backward compatibility with some of the Intel 8 Series chipsets.
Design and variants
Broadwell has been launched in three major variants:
BGA package:
Broadwell-Y: system on a chip (SoC); 4.5 W and 3.5 W thermal design power (TDP) classes, for tablets and certain ultrabook-class implementations. GT2 GPU was used, while maximum supported memory is 8 GB of LPDDR3-1600. These were the first chips to roll out, in Q3/Q4 2014. At Computex 2014, Intel announced that these chips would be branded as Core M. TSX instructions are disabled in this series of processors because a bug that cannot be fixed with a microcode update exists.
The public source identifies “Broadwell (microarchitecture)” as intel processor family. This brief keeps that definition visible, then builds a research path around Broadwell, microarchitecture and Intel.
Why this record matters
A short description can identify a subject without explaining its stakes. For “Broadwell (microarchitecture)”, the useful work is to connect “intel processor family” to the records capable of establishing context and consequence.
Vocabulary and entity names are the principal evidence signals here, because they determine the precision of every later search. The source revision retrieved here is dated Jul 7, 2026. The linked authority identifier is Q764978. None of the 0 selected statements returned an explicit reference. The first chronological checks are 1600 and 2014.
The absence of detail may reflect summary conventions rather than a lack of surviving documentation. The lead is largely declarative, so disagreement and counter-evidence require a deliberate search beyond the opening account. Authority statements aid reconciliation but still require their own references, qualifiers and ranks to be checked.
How to read it
Use the entry as an orientation point, then follow its citations and revision history. Names, dates and institutional relationships should be checked against the original record.
- Subject orientation
- Search vocabulary
- Locating named sources
The closest primary source, responsible institution and strongest cited specialist reference.
Three-step research path
- Establish the record: confirm the title “Broadwell (microarchitecture)”, its source revision and the description used here.
- Expand the search: follow Broadwell (microarchitecture) primary sources, Broadwell (microarchitecture) archive and Broadwell research across catalogues and specialist indexes.
- Test the account: compare the strongest cited source with the responsible institution’s current record and note any disagreement.
Questions for further research
- Which source most directly establishes the central claim about “Broadwell (microarchitecture)”?
- What terminology or title could unlock a more precise catalogue search?
- Which institution is responsible for the underlying evidence?
Search terms from this dossier
This entry incorporates text from “Broadwell (microarchitecture)” on English Wikipedia. Contributors are listed in the page history. Text is available under the Creative Commons Attribution-ShareAlike 4.0 License. Selected authority identifiers and statements are retrieved from Wikidata under CC0; their references and qualifiers remain part of the verification path.